A 200 mV full-scale dual-slope ADC uses 100 mV reference and a fixed first-integration time of 100 ms. In continuous-conversion mode, find the minimum conversion time for 123.4 mV input in ms, to one decimal place.
Dual-slope conversion first integrates the input for fixed $T_1=100$ ms, then deintegrates with the reference. Equal and opposite integrator charge gives $T_2=T_1V_{in}/V_{ref}=100(123.4/100)=123.4$ ms. The minimum full conversion cycle is $T_1+T_2=223.4$ ms, excluding any additional reset or overhead.
More ADC and DAC: Analog multiplexer, programmable gain amplifier, sample-and-hold, ADCs (successive approximation, integrating, flash, sigma-delta), DACs (weighted R, R-2R ladder, current steering), dynamic range, resolution, INL, DNL, ENOB questions
GATE 2020 IN Q51– A 10-bit DAC has 1.023 V full-scale output. Its address inputs A 9 A 2 connect to an 8-bit…
GATE 2026 IN Q23– The maximum signal to quantization noise ratio (SQNR) for a 16-bit analog-to- digital…
GATE 2026 IN Q35– The minimum number of comparators required in a 6-bit flash analog-to-digital converter is…
GATE 2025 IN Q34– A dual-slope ADC has fixed integration time 100 ms and reference voltage −5 V. Its total…
GATE 2025 IN Q43– A 3-bit DAC uses an ideal opamp and switches, each closed when its corresponding digital…
GATE 2024 IN Q58– An ADC has full-scale voltage 1.4 V, resolution 200 mV, and binary output. It samples a…