A system has 8 KB pages and 32-bit physical addresses. Every page-table entry contains valid, dirty, three permission bits, and a translation. Maximum process page-table size is 24 MB. Find the virtual-address length in bits.
Page offset uses thirteen bits; a physical frame number therefore uses nineteen bits. With five status/permission bits, each PTE uses twenty-four bits or three bytes. A 24 MB table holds 8M=2²³ entries. The virtual page number uses twenty-three bits, plus thirteen offset bits, giving thirty-six.
More Memory Management and Virtual Memory questions
GATE 2021 CS (CS2) Q58– A three-level page table translates 39-bit virtual addresses with fields: level-1 index 9…
GATE 2026 CS (CS1) Q54– Consider a system that has a cache memory unit and a memory management unit (MMU) with a…
GATE 2026 CS (CS2) Q54– A system has a Translation Lookaside Buffer (TLB) with reach 1 MB. The paging system uses…
GATE 2026 CS (CS2) Q55– Consider contiguous allocation of physical memory to processes using variable…
GATE 2025 CS (CS1) Q14– Consider a demand paging memory management system with 32-bit logical address, 20-bit…
GATE 2025 CS (CS1) Q54– In optimal page replacement algorithm, information about all future page references is…