The effective memory address adds a constant displacement to a base register. This is the displacement/base-relative form grouped under “base indexed” in the options, D. The source operand is memory, so it is not immediate or register addressing; no scaled-index multiplication occurs.
More Instruction Set and Addressing Modes questions
GATE 2015 CS (CS2) Q54– Memory is byte-addressable; PC, PSW and other registers are 2 bytes. An upward-growing…
GATE 2021 CS (CS2) Q54– The same two bytes interpreted as an unsigned integer have a little-endian numerical value…
GATE 2026 CS (CS1) Q14– Match each addressing mode in List I with a data element or an element of a data structure…
GATE 2026 CS (CS1) Q15– Consider a processor P whose instruction set architecture is the load-store architecture.…
GATE 2026 CS (CS2) Q44– Consider a processor that has 16 general-purpose registers and uses a 2-byte instruction…
GATE 2025 CS (CS1) Q37– A processor has 64 general-purpose registers and 50 distinct instruction types. An…