Memory is byte-addressable; PC, PSW and other registers are 2 bytes. An upward-growing stack starts at hexadecimal 0100 and SP points to its top element. SP currently equals hexadecimal 016E. A two-word CALL, fetched from PC=5FA0, pushes the current PC, then PSW, and loads the subroutine address into PC. Find SP after CALL.
The CALL pushes two register values, each two bytes, so the upward-growing stack advances by four bytes. Starting at hexadecimal 016E, the new SP is 016E+4=0172. Thus D. The instruction’s own two-word length affects the return PC value, not how many register words are pushed.
More Instruction Set and Addressing Modes questions
GATE 2021 CS (CS2) Q54– The same two bytes interpreted as an unsigned integer have a little-endian numerical value…
GATE 2026 CS (CS1) Q14– Match each addressing mode in List I with a data element or an element of a data structure…
GATE 2026 CS (CS1) Q15– Consider a processor P whose instruction set architecture is the load-store architecture.…
GATE 2026 CS (CS2) Q44– Consider a processor that has 16 general-purpose registers and uses a 2-byte instruction…
GATE 2025 CS (CS1) Q37– A processor has 64 general-purpose registers and 50 distinct instruction types. An…
GATE 2025 CS (CS2) Q28– Which of the following is/are part of an Instruction Set Architecture of a processor?