An 8 KB direct-mapped write-back cache has 32-byte blocks and 32-bit processor addresses. Metadata per line has one valid bit, one modified bit and the minimum memory-block tag. Find total metadata storage.
There are 8192/32=256 lines, needing eight index bits and five offset bits. Tag width is 32−8−5=19. Add valid and modified bits for 21 bits/line. Total is 256×21=5376 bits, D.
More Memory Interfacing and Hierarchy questions
GATE 2010 CS (CS1) Q17– A 4 MB main memory uses 1M×1-bit DRAM chips. Every chip has 1K rows of 1K cells. A refresh…
GATE 2010 CS (CS1) Q58– An L1 cache has four-word blocks and 2 ns access time. L2 has sixteen-word blocks and 20…
GATE 2010 CS (CS1) Q59– An L1 cache has four-word blocks and 2 ns access time; L2 has sixteen-word blocks and 20…
GATE 2015 CS (CS2) Q18– A read takes 50 ns on a cache miss and 5 ns on a hit. Eighty percent of read requests hit.…
GATE 2015 CS (CS2) Q19– A computer has 40-bit virtual addresses, 8 KB pages, and a 128-entry TLB arranged as 32…
GATE 2015 CS (CS3) Q34– A byte-addressable machine has 220 bytes of memory, sixteen-byte blocks and a…