Differences of occupied times in the same stage give forbidden latencies two and four. Starting jobs every three cycles gives differences three,six,nine,…, none forbidden, so average three is attainable. A gap one forces the next gap to be at least five because successive-start differences two and four would collide; such combinations cannot average below three. Therefore MAL=3.
More Instruction Pipelining and Pipeline Hazards questions
GATE 2015 CS (CS3) Q49– Instructions have form OP Ri,Rj,Rk, writing Ri and reading Rj,Rk: S1: I2 and I5 have an…
GATE 2021 CS (CS2) Q63– A five-stage pipeline has IF,ID,EX,MEM,WB. All stages take one cycle except EX: ADD takes…
GATE 2026 CS (CS1) Q16– Which one of the following dependencies among the register operands of different…
GATE 2026 CS (CS1) Q60– The EX stage of a pipelined processor performs the memory read operations for LOAD…
GATE 2026 CS (CS2) Q57– A non-pipelined instruction execution unit operating at 1.6 GHz takes an average of 5…
GATE 2025 CS (CS2) Q56– A 5-stage instruction pipeline has stage delays of 180, 250, 150, 170, and 250,…
