The block offset requires six bits. The set-index width is therefore 32−22−6=4 bits, giving sixteen sets. The cache contains 2048/64=32 blocks. Dividing thirty-two blocks among sixteen sets gives two blocks per set, so it is two-way associative.
More Memory Interfacing and Hierarchy questions
GATE 2021 CS (CS2) Q37– L1 and larger L2 form an inclusive cache hierarchy. S1: Read misses in a write-through L1…
GATE 2026 CS (CS1) Q38– The size of the physical address space of a processor is 232 bytes. The capacity of a…
GATE 2026 CS (CS2) Q52– Consider a system with a processor and a 4 KB direct-mapped cache with block size 16…
GATE 2026 CS (CS2) Q56– Consider a system with 1 MB physical memory and word length 1 byte. The system uses a…
GATE 2025 CS (CS1) Q36– Consider a memory system with 1M bytes of main memory and 16K bytes of cache memory.…
GATE 2025 CS (CS1) Q53– A computer has a memory hierarchy consisting of two-level cache (L1 and L2) and a main…