Two chips in parallel create a 1K×16 bank, and sixteen banks supply the required depth. Bank selection needs a 4-to-16 decoder, built from one first-stage 2-to-4 decoder enabling four second-stage decoders. Therefore five decoders suffice, B; the ten low address bits go to all chips.
More Combinational Circuits questions
GATE 2010 CS (CS1) Q19– The shown 4:1 multiplexer has select inputs P (MSB),Q (LSB). What is f?
GATE 2015 CS (CS2) Q65– A half adder uses XOR and AND gates. A full adder uses two half adders and one OR gate.…
GATE 2021 CS (CS2) Q15– Which 4-to-1 multiplexer implements f(x,y,z)=Σm(0,1,3,4,5,6), with select lines s1=y,s0=z?
GATE 2026 CS (CS2) Q59– Consider the digital circuit shown below with two input lines A and B, two select lines S…
GATE 2025 CS (CS2) Q31– Consider the following logic circuit diagram. Which is/are the CORRECT option(s) for the…
GATE 2024 CS (CS1) Q28– Consider the circuit shown below where the gates may have propagation delays. Assume that…