The GATE Grind

GATE 2023 CS – Question 33

Computer Organization and Architecture · Instruction Pipelining and Pipeline Hazards · 1 mark · Numerical answer

Consider a 3-stage pipelined processor having a delay of 10 ns (nanoseconds), 20 ns, and 14 ns, for the first, second, and the third stages, respectively. Assume that there is no other delay and the processor does not suffer from any pipeline hazards. Also assume that one instruction is fetched every cycle. The total execution time for executing 100 instructions on this processor is ______ ns.

Practise this question in The GATE Grind →

Show answer and explanation

Correct answer: 2040

Explanation

The clock period equals the slowest stage, 20 ns. Time = (k + n − 1) × cycle = (3 + 99) × 20 = 2040 ns.