GATE 2013 CS (CS1) – Question 30

Computer Organization and Architecture · Memory Interfacing and Hierarchy · 1 mark · Multiple choice

A k-way cache has v sets of k consecutive lines, with set s preceding s+1. Memory blocks are numbered from zero. To which line range can block j map?

(j mod v)k through (j mod v)k+k−1
j mod v through j mod v+k−1
j mod k through j mod k+v−1
(j mod k)v through (j mod k)v+v−1

Practise this question in The GATE Grind →

Show answer and explanation

Correct answer: (A) (j mod v)k through (j mod v)k+k−1

Explanation

Block j selects set s=j mod v. Since each earlier set occupies k lines, set s starts at line sk and ends at sk+k−1. Substitution yields option A. Any of its k ways may hold the block.

More Memory Interfacing and Hierarchy questions

GATE 2013 CS (CS1) Q63 – Virtual addresses are 46 bits, physical addresses 32 bits. A three-level page table has…
GATE 2011 CS (CS1) Q53 – An 8 KB direct-mapped write-back cache has 32-byte blocks and 32-bit processor addresses.…
GATE 2010 CS (CS1) Q17 – A 4 MB main memory uses 1M×1-bit DRAM chips. Every chip has 1K rows of 1K cells. A refresh…
GATE 2010 CS (CS1) Q58 – An L1 cache has four-word blocks and 2 ns access time. L2 has sixteen-word blocks and 20…
GATE 2010 CS (CS1) Q59 – An L1 cache has four-word blocks and 2 ns access time; L2 has sixteen-word blocks and 20…
GATE 2015 CS (CS2) Q18 – A read takes 50 ns on a cache miss and 5 ns on a hit. Eighty percent of read requests hit.…

All Memory Interfacing and Hierarchy questions →