Cache capacity is $2^{19}$ bytes and associativity $2^3$, so each way covers $2^{16}$ bytes. Set-index and block-offset widths together are 16 bits, irrespective of block size. Hence tag width is 40−16=24 bits.
More Memory Interfacing and Hierarchy questions
GATE 2017 CS (CS2) Q39– L₁ and L₂ cache access times are 1 and 8 cycles. L₂-to-main-memory miss penalty is 18…
GATE 2017 CS (CS2) Q55– I-cache has (read time 2 ns, hit ratio 0.8), D-cache (2 ns,0.9), L₂-cache (8 ns,0.9).…
GATE 2017 CS (CS2) Q63– A byte-addressable main memory has 2³² bytes, divided into 32-byte blocks. A direct-mapped…
GATE 2012 CS (CS1) Q64– A computer has a 256 KB, four-way set-associative, write-back data cache, 32-byte blocks…
GATE 2012 CS (CS1) Q65– A computer has a 256 KB, four-way set-associative, write-back data cache, 32-byte blocks…
GATE 2013 CS (CS1) Q30– A k-way cache has v sets of k consecutive lines, with set s preceding s+1. Memory blocks…